

Notice of References Cited	Application/Control No. 09/737,347	Applicant(s)/Patent Under Reexamination STUECHELI, JEFFREY ADAM	
	Examiner Fred Ferris	Art Unit 2128	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,500,941 A	03-1996	Gil, Luis	714/38
	B	US-5,202,889 A	04-1993	Aharon et al.	714/739
	C	US-6,163,876 A	12-2000	Ashar et al.	716/5
	D	US-5,592,674 A	01-1997	Gluska et al.	710/269
	E	US-6,792,438 B1	09-2004	Wells et al.	708/250
	F	US-5,855,011 A	12-1998	Tatsuoka, Curtis M.	706/45
	G	US-6,381,715 B1	04-2002	Bauman et al.	714/718
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	"Exploiting Hardware Sharing in High-Level Synthesis for Partial Scan Optimization", S. Dey et al, IEEE 1063-6757/93, IEEE 1993
	V	"Random Pattern Testing Versus Deterministic Testing of RAM's", R. David et al, IEEE Transactions on Computer, Vol. 38, No 5, May 1989
	W	"A Method for Testability Analysis and BIST Insertion at the RTL", J. Carletta et al, IEEE 1066-1409/95, IEEE 1995
	X	"A Unified Approach for the Synthesis of Self-Testable Finite State Machine", B. Eschermann et al, 28th ACM/IEEE Design Automation Conference, ACM 1991

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.